International Applied Reliability Symposium
 

2008

Asia Pacific 2008
Program Matrix
Venue and Hotel
Register
Info for Presenters

Archive

Past Symposia
Photo Albums
Order Proceedings
Offer Feedback

Contact

+(65) 6272 7422
InfoAsia@ARSymposium.org
Send Link... E-mail Link to a Friend

Worldwide

North America
South America
Asia Pacific
Europe
India

Track 2 Session 1
9:10 to 10:10 a.m. Wednesday, October 22, 2008

Supplier Quality and Reliability Development in Integrated Circuit (IC) Packaging of Multi-layered Leadframes

Engineering processes and reliability techniques were implemented in the development of multi-layered leadframe for high-density leadless IC package platform. The important enablers will be identified and appropriate competencies were developed to provide compatibility between the leadframe supplier and the IC packaging assembly site. The supplier adjusted their current processes in their substrate manufacturing line to adapt to the quality and reliability requirements needed in the assembly of multi-layered leadframes. Different reliability tests were conducted according to the JEDEC standards and evaluation results will be presented. Monitoring results were also put in place to provide indicators of the process sustainability.

Key Words: Quality and Reliability Development, FMEA, JEDEC, Risk Assessment

Randolph E. Flauta
NXP Semiconductors

 

 

 

 

Organized by ReliaSoft Corporation and ReliaSoft Asia

The ARSymposium Web site is sponsored and maintained by ReliaSoft Corporation.
ARS Asia Pacific is also organized by ReliaSoft Asia.
Copyright ©2003-2008 ARS, All Rights Reserved.  Contact
Webmaster.

PRIVACY POLICY
Questions +(65) 6272 7422
E-mail: InfoAsia@ARSymposium.org